Abstract --This paper proposes an approach to reduce the short circuit current of CMOS off-chip drivers by individually controlling the input slew rates 10 the P and N channel transistors that drive the output pad. The slew rates are deliberately designed such that the N(P) transistor at the output stage will be turned (iff faster than the P(N) transistor is turned on fiir low-to-high (highto-low) output transitions. It is demonstrated experimentally by HSPICE simulution that the off-chip driver designed by the proposed approach not only produces viable power-delay products. but also results in smaller noise
Introduction
The power consumption of a CMOS circuit is equal to with supply voltage V, P,s/,,,,r(k) is the short circuit power dissipation, and P,vl,,lic(k) is the static power consumption due to the leakage current at node k. P,,,,,d(k)+P,~/,,,~l(k) is the total dynamic power consumption of a circuit node k for each switching. For simplicity, the reference to node index k will be omitted if no confusion arises. The F'v,o,ic takes a small portion of total power driver. This approach has been employed to reduce the power consumption for the clock buffers.
To design a CMOS off-chip driver with smaller power consumption and noise while without increasing the propagation delay is an interesting subject. The noise is mainly composed of the ringing due to transmission line reflection and the simultaneous switching noise due to many off-chip drivers switching at the same time. Since the number of VO drivers and the switching frequency are increasing with more advanced process technology, the power supply voltage fluctuation due to the simultaneous switching noise becomes a critical concern in designing off-chip drivers. While we are trying to reduce power dissipation and noise, the propagation delay should not be compromised too much. In this paper we will investigate the intervening relationships among noise, delay and power dissipation when designing an off-chip driver and propose a new approach to reducing power consumption and noise without compromising the propagation delay. Section 2 discusses several approaches to reducing the short circuit power. Section 3 gives some experimental results to demonstrate viability of the proposed approach. The last section draws some conclusions. Figure 1 shows the circuit of a CMOS off-chip driver. The consumption and usually can be omitted. The output loading input signals are usually strengthened by a series of tapered buffers consumes a dominant portion of power in a CMOS basic gate. The [3, 41 prior to driving the output devices which are composed of output loading of a gate is composed of the source/drain two very large transistors at the output stage. These two large capacitance at the driver's output node, the capacitance due to transistors consume considerable short circuit power while the interconnection and the pin capacitance of the driven circuits. The output pad switches. short circuit power dissipation occurs when both transistors turn on at the same time during output change. The &, is defined as VDDI~idd(,vhorf)(t)dt where idd(rhorf)(t) is the instantaneous short circuit current at time t. The short circuit time Tis defined as the duration of presence with a path from power to ground.
Low Power Off-Chip Driver
Generally, the Pvhon is proportional to the short circuit time. 
ContrDl circuit
For a general CMOS core cell, the short circuit current may consume little power due to very fast switching of the input signals. However, when the short circuit current takes place at an off-chip * Figure 1 . A CMOS off-chip driver driver, it will become considerably large because the drivers are
The simulest method to reduce the P,.,.,,-, is to minimize the ,..llll, made up of wide channel transistors and the switching of the offchip drivers lasts longer than the core Minimization of short every stage of the buffer circuits is sized to make the output signal slew rate equal to the input signal slew rate so that the short circuit power will be minimized, However, the output slew rate of a driver is not known before it is used, especially for an off-chip driver. In [21, the arrival times of the signals input to the channel transistors are made different, The short circuit power is reduced by making the channel transistor turns on for a low-to-high output transition, or vice versa, This usually creates a momentary on the output period of short circuit time T by decreasing the signal slew rate at smaller short circuit period. Note that the signals V, and V,, that drive the Output are with the Same input 'Iew rates and arrival times. In this paper, the slew rate is defined as the time that swing voltage, the arrival time is the time point that a signal starts to rise or fall, and transistors are assumed to turn odoff at the signal arrival time. It is observed that a sharper slew rate results in lower power consumption due to reduction of the short circuit current. However, this approach will induce two side effects. One is increasing the size of an off-chip driver due to the larger buffers, and the other is inducing an awful bus noise due to the power circuit power for internal buffers has been considered in [ driving the NMOS transistor tums off before the signal V, driving the PMOS transistor turns on, considerable short circuit power consumption can be reduced. The same approach can be applied to the high-to-low output transition. Note that both input signals V,, and V,, are of the same slew rate but of different arrival times. This approach has been proposed in [2] to design CMOS clock buffers.
........ T-dig = 0.2ns, about 50% of the total power can be saved when compared to the case T-diff= 0 (the two input signals arrive at the same time). When the loading is increasing, the power reduction becomes less obvious, because the major portion of total power dissipation is due to the load capacitance.
Power Reduction by Slew-Rate Difference
A new approach to reducing the Psi,,,,, is to control the slew rates of the two signals V, and V,, input to the two output devices. In this approach, different slew rates are employed to make one transistor tum off faster than the other transistor turns on. For example, considering a low-to-high output transition, if the NMOS transistor at the output stage is driven by a sharper waveform than the PMOS transistor, the NMOS transistor will tum off faster than the PMOS transistor turns on so that the short circuit current is reduced. Figure 3(A) shows two input waveforms that have different slew rates. The slew rate difference SR-digis defincd as the difference between the slew rate of the signals V, and V,,. The SR-dig is negative if the input slew rate of the signal ( may t)e V, or V. depending on the output transition direction) that tums on one of the two output transistors is smaller than the input slew rate of the signal that tums off the other transistor at the output stage. Figure 3 (B) shows the simulation result of power dissip,ition with the Slew-Rate Difference approach under a variety of loads. When SR-diff= 0.911s. about 45% of total power can be saved when compared to the case SR-dif= 0 (the signals have the :same slew rate) if the output loading is zero. Similar to the 'Time Difference approach, the power reduction also becomes less obvious when the loading is increasing. As a matter of fact, the slew rate difference can be deemed as one kind of time difference employed in [2] . The main difference between this approach and the Time Difference approach is shown in Table 1 
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Figure3. The waveforms with different slew rates can be easily obtained by using a pull-up and a pull-down buffers with unequal strength. The pull-up buffer generates the signal V, and the pulldown buffer generates the signal V,. Figure 4 (A) shows the transistor level schematics of a tri-state off-chip driver designed by this approach. The two signals generated by the control circuit are strengthen by a series of tapered buffers. These tapered buffers are designed so that the slew rate of the outputs and the time of the outputs starting to switch in the upper inverter chain are the same as that in the lower inverter chain at each stage of tapered buffers. The pull-up and pull-down buffers at the driving stage are designed such that the NMOS transistor at the output stage will be turned off faster than the PMOS transistor is turned on for low-tohigh output transitions, and that the PMOS transistor at the output stage will be tumed off faster than the NMOS transistor is turned on for high-to-low output transitions. The waveforms obtained by HSPICE simulation at various stages of an off-chip driver are shown in Figure4(B).
Experimental Results
We have discussed the Time Difference and the proposed Slew-Rate Difference approaches to minimizing. the short circuit power dissipation by manipulating the input driving waveforms. In this section, we will compare their relative merits in terms of power, delay, and noise. Table 2 shows the simulation results of these two approaches in terms of power dissipation, propagation delay, and power-delay product (PDP). Time Difference approach produces less power dissipation, but the Slew-Rate Difference approach incurs less propagation delay. However, they are similar in power-delay product (PDP). Because the power dissipation at the output stage usually takes a large portion of total power consumption for an off-chip driver, only the power consumption at the output stage is measured to see the effectiveness of these two approaches in reducing the short circuit power. Power dissipation [5] for each output transition is computed by HSPICE simulation for a 0.35um CMOS process technology with 3.3 volts power supply. In our experiments, for each fixed slew rate (also fixed arrival time although not shown in the table) of the signal V,,, the slew rate of the V, is varied such that the slew rate differences (SR-din 0 . 3~ 0.6ns, 0.9ns. and 1.211s will be created for the Slew-Rate Difference approach; the anival time of the signal V, is varied such that the time differences (T-dim 0.25ns, 0.5ns. 0.75ns. and 1.011s will be created for the Time Difference approach. For fairness, the slew rate difference between the two signals V, and V, is made to induce a time difference that is equal to the time difference for its counterpart in the Time Difference approach. For example, a case with SR-difi0.3ns will induce a time differenc:e 0.2511s between the two input signals if the time is measured from the 50% of the edge of one signal to the 50% of the edge of the other input signal. So, the case with SR-difi0.3ns is thought i s the counterpart of the case with T-difSO.25ns. Similarly, the counterparts of the cases T-difiO.Sns, 0.75ns, and 1.011s in Time Difference approach are respectively the cases SR-difi0.6ns, 0.9ns, and 1.2ns in Slew-Rate Difference approach. The evaluaticin of their effectiveness is made on the basis of counterparts. The bus model in Figure 6 modified from the REF8N bus topology in [6] is used to study noise behavior. V,,, measured from peak to peak is the first ring-back voltage on the rising edge of the driver's output node as shown in Figure 7 (A). Yyrirc/, also measured from peak to peak is the glitch voltage on the power bus as shown in Figure 7(B) . The VJ.,,;lC~, is measured based on the switching of a single off-chip driver. Table 3 tabulates the simulation results of the two approaches with the underlying bus model. For simplicity, only the results for the low-to-high output transition are presented. Similar results will be obtained for the high-to-low output transition. The simulated results show that the Slew-Rate Difference approach produces less noise when the comparisons are made on the basis of counterparts. Especially, the power bus noise obtained by the Slew-Rate Difference approach is much smaller. From Table 2 and 3, we can see that the Slew-Rate Difference approach results in comparable power-delay product but with much better noise behavior. 
Conclusion
A new approach to designing a low power CMOS off-chip driver has been proposed in this paper . The proposed approach reduces the short circuit power dissipation by individually controlling the slew rates of the signals input to the large PMOS and NMOS transistors at the output stage of an off-chip driver. The difference in input slew rates makes one of the two output transistors tum off faster than the other tums on and thus effectively reduces the short circuit power dissipation to a minimum. The simulated results demonstrate that the proposed off-chip driver results in comparable power-delay products when compared to the approach proposed in [2] , but generates much less noise.
